Description
SVA: The Power of Assertions in SystemVerilog (2nd Ed., 2nd ed. 2015)
Authors: Cerny Eduard, Dudani Surrendra, Havlicek John, Korchemny Dmitry
Language: EnglishSubject for SVA: The Power of Assertions in SystemVerilog:
116.04 €
In Print (Delivery period: 15 days).
Add to cart the print on demand of Cerny Eduard, Dudani Surrendra, Havlicek John, Korchemny DmitryPublication date: 08-2016
Support: Print on demand
158.24 €
In Print (Delivery period: 15 days).
Add to cart the book of Cerny Eduard, Dudani Surrendra, Havlicek John, Korchemny DmitryPublication date: 09-2014
590 p. · 15.5x23.5 cm · Hardback
Description
/li>Contents
/li>Biography
/li>Comment
/li>
This book is a comprehensive guide to assertion-based verification of hardware designs using System Verilog Assertions (SVA). It enables readers to minimize the cost of verification by using assertion-based techniques in simulation testing, coverage collection and formal analysis. The book provides detailed descriptions of all the language features of SVA, accompanied by step-by-step examples of how to employ them to construct powerful and reusable sets of properties. The book also shows how SVA fits into the broader System Verilog language, demonstrating the ways that assertions can interact with other System Verilog components. The reader new to hardware verification will benefit from general material describing the nature of design models and behaviors, how they are exercised, and the different roles that assertions play. This second edition covers the features introduced by the recent IEEE 1800-2012.
System Verilog standard, explaining in detail the new and enhanced assertion constructs. The book makes SVA usable and accessible for hardware designers, verification engineers, formal verification specialists and EDA tool developers. With numerous exercises, ranging in depth and difficulty, the book is also suitable as a text for students.
Eduard Cerny received M.Eng. and Ph.D. degrees in electrical engineering from McGill University, Montreal, in 1970 and 1975, respectively. From 1978 until 2001 he was a professor in the Department Computer Science and Operations Research at the Universite de Montreal. He published and was a consultant in areas related to the specification, simulation, formal verification and test of microelectronics systems and in the development of CAD tools. He joined Synopsys, Inc., in 2001. Currently he is a Scientist in the Marlborough, MA, office as member of the Synopsys Verification Group. His responsibilities include design-for-verification methodology, in particular as related to assertions, with four patents in that area. He was co-chair and member of the IEEE P1800 System Verilog Assertions committee and a co-author of the books Verification Methodology Manual for System Verilog (Kluwer 2006) and The Power of System Verilog Assertions (Springer 2010).
Surrendra Dudani received M.S. and Ph.D. degrees in electrical & computer engineering from Syracuse University, NY, in 1976 and 1980, respectively. From 1980 until 1989, he worked at Honeywell, Prime Computers and Stardent Computers as a Principal Engineer. He developed various design verification languages, CAD tools and methodologies. In 1990, he founded Pragmatics Computing to provide consulting services to hardware and software companies. He pioneered code coverage technology for design verification and introduced one of the first products in the market. He joined Synopsys, Inc., in 1999. Currently he is a Scientist in the Marlborough, MA, office as member of the Synopsys Verification Group. His current responsibilities include developing and managing assertions technology and other techniques for design verification. He holds three patents and has published many papers at conferences. He was a member of the IEEE P1800 System Verilog Assertions committee and a co-author of The Power of System
Provides a comprehensive guide to assertion-based verification with System Verilog Assertions (SVA)
Includes step-by-step examples of how SVA can be used to construct powerful and reusable sets of properties
Covers the entire SVA language with all the recent enhancements of the IEEE 1800-2012 System Verilog standard