Lavoisier S.A.S.
14 rue de Provigny
94236 Cachan cedex
FRANCE

Heures d'ouverture 08h30-12h30/13h30-17h30
Tél.: +33 (0)1 47 40 67 00
Fax: +33 (0)1 47 40 67 02


Url canonique : www.lavoisier.fr/livre/electricite-electronique/advanced-asic-chip-synthesis-using-synopsys-design-compiler-physical-compiler-et-primetime-2nd-ed-pod/bhatnagar/descriptif_1600581
Url courte ou permalien : www.lavoisier.fr/livre/notice.asp?ouvrage=1600581

Advanced ASIC Chip Synthesis (2nd Ed., 2nd ed. 2002. Softcover reprint of the original 2nd ed. 2002) Using Synopsys® Design Compiler™ Physical Compiler™ and PrimeTime®

Langue : Anglais

Auteur :

Couverture de l’ouvrage Advanced ASIC Chip Synthesis
Advanced ASIC Chip Synthesis: Using Synopsys® DesignCompiler® Physical Compiler® and PrimeTime®, SecondEdition describes the advanced concepts and techniques used towards ASIC chip synthesis, physical synthesis, formal verification and static timing analysis, using the Synopsys suite of tools. In addition, the entire ASIC design flow methodology targeted for VDSM (Very-Deep-Sub-Micron) technologies is covered in detail.
The emphasis of this book is on real-time application of Synopsys tools, used to combat various problems seen at VDSM geometries. Readers will be exposed to an effective design methodology for handling complex, sub-micron ASIC designs. Significance is placed on HDL coding styles, synthesis and optimization, dynamic simulation, formal verification, DFT scan insertion, links to layout, physical synthesis, and static timing analysis. At each step, problems related to each phase of the design flow are identified, with solutions and work-around described in detail. In addition, crucial issues related to layout, which includes clock tree synthesis and back-end integration (links to layout) are also discussed at length. Furthermore, the book contains in-depth discussions on the basis of Synopsys technology libraries and HDL coding styles, targeted towards optimal synthesis solution.
Target audiences for this book are practicing ASIC design engineers and masters level students undertaking advanced VLSI courses on ASIC chip design and DFT techniques.
Foreword. Preface. Acknowledgements. About the Author. 1. ASIC Design Methodology. 2. Tutorial. 3. Basic Concepts. 4. Synopsis Technology Library. 5. Partitioning and Coding Styles. 6. Constraining Designs. 7. Optimizing Designs. 8. Design for Test. 9. Links to Layout & Post Layout Opt. 10. Physical Synthesis. 11. SDF Generation. 12. Primetime Basics. 13. Static Timing Analysis. Appendix A. Appendix B. Index.

Date de parution :

Ouvrage de 328 p.

15.5x23.5 cm

Disponible chez l'éditeur (délai d'approvisionnement : 15 jours).

Prix indicatif 232,09 €

Ajouter au panier

Date de parution :

Ouvrage de 328 p.

15.6x23.4 cm

Sous réserve de disponibilité chez l'éditeur.

Prix indicatif 232,09 €

Ajouter au panier

Thème d’Advanced ASIC Chip Synthesis :