Design Exploration of Emerging Nano-scale Non-volatile Memory, Softcover reprint of the original 1st ed. 2014

Authors:

Language: English

105.49 €

Subject to availability at the publisher.

Add to cartAdd to cart
Design Exploration of Emerging Nano-scale Non-volatile Memory
Support: Print on demand

105.49 €

Subject to availability at the publisher.

Add to cartAdd to cart
Design Exploration of Emerging Nano-scale Non-volatile Memory
192 p. · 15.5x23.5 cm · Hardback

This book presents the latest techniques for characterization, modeling and design for nano-scale non-volatile memory (NVM) devices. Coverage focuses on fundamental NVM device fabrication and characterization, internal state identification of memristic dynamics with physics modeling, NVM circuit design and hybrid NVM memory system design-space optimization. The authors discuss design methodologies for nano-scale NVM devices from a circuits/systems perspective, including the general foundations for the fundamental memristic dynamics in NVM devices. Coverage includes physical modeling, as well as the development of a platform to explore novel hybrid CMOS and NVM circuit and system design.

? Offers readers a systematic and comprehensive treatment of emerging nano-scale non-volatile memory (NVM) devices;
? Focuses on the internal state of NVM memristic dynamics, novel NVM readout and memory cell circuit design and hybrid NVM memory system optimization;
? Provides both theoretical analysis and practical examples to illustrate design methodologies;
? Illustrates design and analysis for recent developments in spin-toque-transfer, domain-wall racetrack and memristors.

Introduction.- Fundamentals of NVM Physics and Computing.- Non-volatile State Identification and NVM SPICE.- Non-volatile Circuit Design.- Non-volatile Memory Computing System.

Offers readers a systematic and comprehensive treatment of emerging nano-scale non-volatile memory (NVM) devices Focuses on the internal state of NVM memristic dynamics, novel NVM readout and memory cell circuit design and hybrid NVM memory system optimization Provides both theoretical analysis and practical examples to illustrate design methodologies Illustrates design and analysis for recent developments in spin-toque-transfer, domain-wall racetrack and memristors Includes supplementary material: sn.pub/extras