Description
Electronic Design Automation for IC System Design, Verification, and Testing (2nd Ed.)
Coordinators: Lavagno Luciano, Markov Igor L., Martin Grant, Scheffer Louis K.
Language: English
Subject for Electronic Design Automation for IC System Design...:
Keywords
Architecture Description Languages; Hardware Emulation; Electronic Design Automation; Hardware Acceleration; Transactional Level Modeling; Digital Simulation; EDA Tool; Verification Languages; SAT Solver; Design Languages; Power Consumption; Microprocessor Core Selection; ATPG Tool; Processor Design; FPGA Prototype; Processor Modeling; Design Space Exploration; System Testing; Execution Time; Logic Verification; HLS Tool; Microarchitectural Design; Dataflow Modeling; System-Level Design; KPN; Semiconductors; Verification Engineers; Process Technology; ATPG; IC Testing; DSP Application; Integrated Circuit Testing; SoC Design; IC Verification; System Level Design; Integrated Circuit Verification; Clock Trees; IC Design; Scan Chains; Integrated Circuit Design; SoC Designer; IC Systems; Nonblocking Assignments; Integrated Circuit Systems; Delay Faults; ICs; BIST Technique; Integrated Circuits; ATPG Algorithm; Electronic Design; EDA; Grant E; Martin; Louis K; Scheffer; Igor L; Markov; Robert Damiano; Raul Camposano; Shuvra Bhattacharyya; Marilyn Wolf; Stephen A; Edwards; Joseph T; Buck; Yaron Kashai; Ahmed Jerraya; Iuliana Bacivarov; Naehyuck Chang; Enrico Macii; Massimo Poncino; Vivek Tiwari; Anupam Chattopadhyay; Nikil Dutt; Rainer Leupers; Prabhat Mishra; Marco Di Natale; Steve Leibson; Felice Balarin; Alex Kondratyev; Yosinori Watanabe; Miltos D; Grammatikakis; Antonis Papagrigoriou; Polydoros Petrakis; Marcello Coppola; Renu Mehra; Robert P; Dick; Ralph H.J.M; Otten; John Sanguinetti; Laurent Maillet-Contoz; Jérôme Cornet; Alain Clouard; Eric Paire; Antoine Perrin; Jean-Philippe Strassen; Harry Foster; Erich Marschner; Frank Schirrmeister; Mike Bershteyn; Ray Turner; Limor Fix; Ken McMillan; Norris Ip; Leopold Haller; Bernd Koenemann; Brion Keller; Kwang-Ting (Tim) Cheng; Li-C; Wang; Huawei Li; James Chien-Mo Li; Haralampos-G; Stratigopoulos; Bozena Kaminska
Publication date: 04-2018
· 21.6x27.9 cm · Paperback
Publication date: 05-2016
· 21x28 cm · Hardback
Description
/li>Contents
/li>Readership
/li>Biography
/li>
The first of two volumes in the Electronic Design Automation for Integrated Circuits Handbook, Second Edition, Electronic Design Automation for IC System Design, Verification, and Testing thoroughly examines system-level design, microarchitectural design, logic verification, and testing. Chapters contributed by leading experts authoritatively discuss processor modeling and design tools, using performance metrics to select microprocessor cores for integrated circuit (IC) designs, design and verification languages, digital simulation, hardware acceleration and emulation, and much more.
New to This Edition:
- Major updates appearing in the initial phases of the design flow, where the level of abstraction keeps rising to support more functionality with lower non-recurring engineering (NRE) costs
- Significant revisions reflected in the final phases of the design flow, where the complexity due to smaller and smaller geometries is compounded by the slow progress of shorter wavelength lithography
- New coverage of cutting-edge applications and approaches realized in the decade since publication of the previous edition?these are illustrated by new chapters on high-level synthesis, system-on-chip (SoC) block-based design, and back-annotating system-level models
Offering improved depth and modernity, Electronic Design Automation for IC System Design, Verification, and Testing provides a valuable, state-of-the-art reference for electronic design automation (EDA) students, researchers, and professionals.
Introduction. System-Level Design. Microarchitecture Design. Logic Verification. Test.
