Description
Systematic Design of Analog CMOS Circuits
Using Pre-Computed Lookup Tables
Authors: Jespers Paul G. A., Murmann Boris
Discover a fresh approach to efficient and insight-driven analog integrated circuit design with this hands-on guide.
Language: EnglishSubject for Systematic Design of Analog CMOS Circuits:
Approximative price 109.04 €
In Print (Delivery period: 14 days).
Add to cart the book of Jespers Paul G. A., Murmann Boris
Publication date: 10-2017
338 p. · 17.9x25.3 cm · Hardback
338 p. · 17.9x25.3 cm · Hardback
Description
/li>Contents
/li>Biography
/li>
Discover a fresh approach to efficient and insight-driven analog integrated circuit design in nanoscale-CMOS with this hands-on guide. Expert authors present a sizing methodology that employs SPICE-generated lookup tables, enabling close agreement between hand analysis and simulation. This enables the exploration of analog circuit tradeoffs using the gm/ID ratio as a central variable in script-based design flows, and eliminates time-consuming iterations in a circuit simulator. Supported by downloadable MATLAB code, and including over forty detailed worked examples, this book will provide professional analog circuit designers, researchers, and graduate students with the theoretical know-how and practical tools needed to acquire a systematic and re-use oriented design style for analog integrated circuits in modern CMOS.
1. Introduction; 2. Basic transistor modeling; 3. Basic sizing using the gm/ID methodology; 4. Noise, distortion, and mismatch; 5. Practical circuit examples I; 6. Practical circuit examples II.
Paul G. A. Jespers is a Professor Emeritus of the Université Catholique de Louvain, Belgium and a Life Fellow of the Institute of Electrical and Electronics Engineers (IEEE).
Boris Murmann is a Professor of Electrical Engineering at Stanford University, California, and a Fellow of the Institute of Electrical and Electronics Engineers (IEEE).
Boris Murmann is a Professor of Electrical Engineering at Stanford University, California, and a Fellow of the Institute of Electrical and Electronics Engineers (IEEE).
© 2024 LAVOISIER S.A.S.