Lavoisier S.A.S.
14 rue de Provigny
94236 Cachan cedex
FRANCE

Heures d'ouverture 08h30-12h30/13h30-17h30
Tél.: +33 (0)1 47 40 67 00
Fax: +33 (0)1 47 40 67 02


Url canonique : www.lavoisier.fr/livre/autre/routing-algorithms-in-networks-on-chip/palesi/descriptif_2768700
Url courte ou permalien : www.lavoisier.fr/livre/notice.asp?ouvrage=2768700

Routing Algorithms in Networks-on-Chip, Softcover reprint of the original 1st ed. 2014

Langue : Anglais

Coordonnateurs : Palesi Maurizio, Daneshtalab Masoud

Couverture de l’ouvrage Routing Algorithms in Networks-on-Chip
This book provides a single-source reference to routing algorithms for Networks-on-Chip (NoCs), as well as in-depth discussions of advanced solutions applied to current and next generation, many core NoC-based Systems-on-Chip (SoCs). After a basic introduction to the NoC design paradigm and architectures, routing algorithms for NoC architectures are presented and discussed at all abstraction levels, from the algorithmic level to actual implementation.  Coverage emphasizes the role played by the routing algorithm and is organized around key problems affecting current and next generation, many-core SoCs. A selection of routing algorithms is included, specifically designed to address key issues faced by designers in the ultra-deep sub-micron (UDSM) era, including performance improvement, power, energy, and thermal issues, fault tolerance and reliability.

Part I Performance Improvement.- Basic Concepts on On-Chip Networks.- A Heuristic Framework for Designing and Exploring Deterministic Routing Algorithm for NoCs.- Run-Time Deadlock Detection.- The Abacus Turn Model.- Learning-based Routing Algorithms for on-Chip Networks.- Part II Multicast Communication.- Efficient and Deadlock-Free Tree-based Multicast Routing Method for Network-on-Chip.- Path-based Multicast Routing for 2D and 3D Mesh Networks.- Part III Fault Tolerance and Reliability.- Fault-Tolerant Routing Algorithms in Networks-on-Chip.- Reliable and Adaptive Algorithms for 2D and 3D Networks-on-Chip.

Provides a comprehensive overview of routing algorithms for Networks-on-Chip and NoC-based, manycore systems Describes routing algorithms for NoC architectures at all abstraction levels, from the algorithmic level to actual implementation Discusses the impact on NoC routing algorithms of key design objectives, such as power dissipation, energy consumption, thermal aspects, reliability, and performance

Ouvrage de 410 p.

15.5x23.5 cm

Sous réserve de disponibilité chez l'éditeur.

158,24 €

Ajouter au panier

Ouvrage de 410 p.

15.5x23.5 cm

Sous réserve de disponibilité chez l'éditeur.

158,24 €

Ajouter au panier